Although the demand for high-speed telecommunications has increased in recent years, the performance of transistors fabricated with traditional semiconductors such as silicon, gallium arsenide, and gallium nitride have reached their physical performance limits. Therefore, new materials with high carrier velocities should be sought for the fabrication of next-generation, ultra-high-speed transistors. Indium nitride (InN) has attracted much attention for this purpose because of its high electron drift velocity under a high electric field. Thick InN films have been applied to the fabrication of field-effect transistors (FETs), but the performance of the thick InN transistors was discouraging, with no clear linear-saturation output characteristics and poor on/off current ratios. Here, we report the epitaxial deposition of ultrathin cubic InN on insulating oxide yttria-stabilized zirconia substrates and the first demonstration of ultrathin-InN-based FETs. The devices exhibit high on/off ratios and low off-current densities because of the high quality top and bottom interfaces between the ultrathin cubic InN and oxide insulators. This first demonstration of FETs using a ultrathin cubic indium nitride semiconductor will thus pave the way for the development of next-generation high-speed electronics.
T heoretical calculations based on optical measurements predict that InN possesses a high electron peak velocity exceeding 2 3 10 8 cm/s (ref. 1). This value is much higher than those for conventional semiconductor materials such as gallium arsenide, used in high-speed electronics. This nature of InN makes it a promising material for use in high-speed FETs. In fact, it is predicted that an InN-based metal-oxidesemiconductor FET (MOSFET) with a channel length of 100 nm can be theoretically operated at terahertz frequencies 2 . Despite these outstanding transport properties, the performance of FETs fabricated with thick InN (.20 nm) has been discouraging 3 . The transistors show poor on/off ratios and lack clear linear-saturation output characteristics. It is believed that the problems with these InN transistors stem from the poor quality of the thick InN films and their interfaces with the surrounding insulators. InN films are typically grown on foreign crystals such as GaN (refs. 4 and 5) or AlN (refs. 3 and 6) , resulting in quite large lattice mismatches, which in turn leads to the formation of a high density of misfit dislocations at the interfaces 7 . These dislocations then propagate into the InN films and act as unintentional sources of electron 8, 9 , making it difficult to modulate the source-drain current (I DS ) in the FET via gating. Therefore, a new technique that enables the deposition of InN films with higher structural perfection must be developed for successful fabrication of high-performance InN-based FETs. The use of yttria-stabilized zirconia (YSZ) substrates can be a good option for this purpose because there is a very small lattice mismatch (2.7%) between YSZ and InN, which should provide a reduced defect density at the interfaces 10, 11 . The other advantage of using YSZ substrates lies in their insulating nature, which is important for the fabrication of FETs because the use of semiconducting substrates may lead to an increase in the leakage current in the ''off'' state.
We report a newly developed method for the growth of ultrathin cubic InN(111) films on YSZ(111) substrates and the first demonstration of transistors using high-quality ultrathin cubic InN channel layers. The transistors fabricated with a 2-nm-thick cubic film exhibited an on/off I DS ratio of ,5 3 10 6 and a very low off-current I DS of the order of pA. The maximum I DS for devices fabricated in this study exceeded 60 mA/mm when flowing through a 5-nm-thick InN layer, and the field-effect mobility was ,58 cm 2 V 21 s 21 .
Results
Prior to film growth, the YSZ(111) substrates were thermally treated at 1000uC in air so that InN films with atomically flat surfaces could grow on them. During annealing, the substrates were capped with a sapphire wafer. This capping step is essential for reproducibly obtaining high-quality InN films on YSZ. Figures 1a and 1b show atomic force microscopy (AFM) images of YSZ (111) annealed surface possesses a clear step-and-terrace structure with a single step height of ,0.6 nm, which roughly corresponds to two monolayers of YSZ(111). The cross-sectional profile of the atomically flat YSZ(111) surface is provided in Supplementary Fig. S1b . Atomically flat surfaces are critical for epitaxial growth of high-quality InN films and the fabrication of transistors because surface roughness often leads to generation of defects. InN films were grown at 620uC via pulsed-sputtering deposition in an ultra-high vacuum chamber with a background pressure of ,2 3 10 210 Torr (refs. 11 and 12 ). An In metal target and purified nitrogen gas (99.9999% purity) were used as the sources for InN growth. The InN film thickness was controlled by varying the pulse number during sputtering. The average deposition rate of the film precursors was adjusted so that growth of an InN monolayer was completed in 2.7 s. The growth temperature is from a thermo-couple that locates near the substrate, which indicates that the actual temperature of the growing surface is slightly lower than that value. The epitaxial InN films formed on the YSZ(111) substrates are continuous and without cracks or pits on the surface (Fig. 1c) . The root mean square value of the surface roughness for the films was as low as 0.18 nm, which is smooth enough to fabricate an abrupt interface with, for example, a gate oxide insulator used in the fabrication of FETs. Fig. 2a , respectively. The distribution of spots in Fig. 2b is quite similar to that of Fig. 2c , which indicates that the InN crystallized with the cubic structure. All these results support the conclusion that the growth of cubic InN(111) occurred on the cubic YSZ(111) substrates. Considering the successful growth of N-polar InN(000-1) films at 615uC by plasma-assisted molecular beam epitaxy 13 , we believe that the cubic InN is as stable as N-polar InN, at this moment.
FETs with InN channel thicknesses of 2 and 5 nm were then fabricated. An optical microscopic image and schematic view of a FET are shown in Fig. 3 . To fabricate the FETs, 100 mm 3 50 mm islands in the ultrarhin InN films on the YSZ(111) substrates were formed using photolithography and inductively coupled plasma reactive ion etching techniques. A 50-nm-thick Au layer was then deposited on each of the InN surfaces and used as source and drain electrodes. A 20-nm-thick HfO 2 gate insulator was then deposited at 200uC on each FET using atomic layer deposition. The HfO 2 was in the amorphous phase, which was confirmed by analyzing the TEM images (Fig. 2a) . It is well known that the quality of hetero-interfaces between gate insulators and semiconductors is critically important for the fabrication of high-performance FETs. Notably, the HfO 2 / InN interface was found to be abrupt. We have confirmed the formation of an electron accumulation layer at the HfO 2 /InN interface by x-ray photoelectron spectroscopy (see Supplementary Fig. S2 ). Finally, a Au film was deposited on the HfO 2 and used as a gate electrode. The gate length L G and width W G of the FET varied from 5 to 50 mm. Figure 4a presents the output characteristics of the HfO 2 /2-nmcubic-InN/YSZ FET. It can be seen that the current through the ultrathin InN can be well controlled by changing V G , which clearly has linear and saturation regions, indicating that the characteristics of this FET follow the conventional simple MOSFET theory. In addition, the FET operated in the depletion mode, indicating that the ultrathin cubic InN has a conduction channel for electrons even at zero bias. Figure 4b shows the transfer characteristics of the 2-nmthick device. The on/off current ratio was ,5 3 10 6 . In this sample, the electrons are well depleted by the negative gate bias in the ''off'' state, and I DS decreases to the order of pA. The ''off''-state characteristics of this FET are better than SiO 2 /InN/AlN FETs, whose ''off'' current is at the level of nA (ref. 6) , which indicates that high-quality HfO 2 /InN/YSZ interfaces are formed using the newly developed process. With the assumption that the electron density in the ultrathin cubic InN is 2.1 3 10 20 cm 23 (Ref. 14), the sheet electron density of that is 2.2 3 10 13 cm
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. This coincides with the fixed charge density in HfO 2 (2.2 3 10 13 cm 22 for dielectric constant e r of 16 and thickness of 20 nm) with the gate voltage of 25 V. The fieldeffect mobility (m FE ) calculated using the relationship for the linear region (
. Figures 4c and 4d show the output and transfer characteristics of the FET, respectively, with a channel thickness of 5 nm. The on/off current ratio of this device is 37, and the current density in ''off''-state at V DS 5 5 V and V G 5 210 V is 0.70 mA/mm. The drain current is approximately two orders of magnitude larger than that of the 2-nmthick InN FET, but the on/off ratio is considerably lowered. In conclusion, we have successfully fabricated FETs using ultrathin cubic InN channels. The FETs exhibited reasonable output and transfer characteristics that can be well explained by conventional FET theory. FETs fabricated with 2-nm-thick cubic InN exhibited high current on/off ratios of ,5 3 10 6 and quite low off current densities at the pA level. , respectively. These results indicate that the use of ultrathin cubic InN is promising for the fabrication of future high-speed electron devices.
